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INTRODUCTION
To turn organic electronic circuits into viable technology platform, transistors require high field-effect mobility and low operating voltage. In addition, technology that can be adapted to roll-to-roll processing is desirable. Here, dry vacuum technologies provide an alternative path to wet printing of organic devices.
Organic thin-film transistors (OTFTs) have been demonstrated in display drivers [1] , opamps [2] , and complementary inverters [3] . These circuits take advantage of low processing temperature typically below 180°C which allows their fabrication on a wide range of plastic substrates.
To date, several groups have achieved low voltage OTFTs with high-k aluminium oxide (AlO x ) and a self-assembled monolayer (SAM) based on phosphonic acids [4] [5] [6] [7] . Our gate dielectric consists of thin AlO x and n-octyl phosphonic acid. In contrast to previous research, AlO x is prepared by UV/ozone oxidation of Al and alkyl-phosphonic acid is vacuum deposited.
Pentacene is the most studied p-type organic semiconductor. Jurchescu et al. [8] showed that impurities and defect states in pentacene lead to lower field-effect mobility. In addition, OTFT performance is dependent on the dielectric-semiconductor interface which is affected by preparation of gate dielectric [9] [10] [11] , the growth of pentacene, and the channel thickness [12] . In this paper, we studied the effect of pentacene evaporation rate and purity on the performance of fully-dry, low-voltage OTFTs with total thickness of gate dielectric of ~ 20 nm.
EXPERIMENT
All p-channel transistors have a bottom-gate, top source-drain contacts structure as shown in figure 1 . The TFTs were fabricated on Eagle 2000 glass in a Mini-Spectros vacuum deposition system (Kurt J. Lesker). Firstly, a 30-nm-thick Al gate line was thermally evaporated at a rate of 1 Å/s. Part of the gate electrode (away from the transistor island) was capped with 10-nm-thick gold to prevent its oxidation. To convert the surface of Al gate line into thin AlO x , one hour UV/ozone treatment was performed in UVOCS UV/ozone cleaner enclosed under a Hepa filter. To increase the thickness of AlO x , six 15-Å-thick Al layers were sequentially evaporated and UV/ozone exposed for 60 minutes, leading to a total AlO x thickness of 195 Å. Afterwards, a 'monolayer' of n-octyl phosphonic acid was evaporated leading to the total thickness of the gate dielectric of ~ 20 nm, capacitance of ~ 0.28 F/cm 2 , breakdown voltage in excess of 10 V and the gate leakage current density less than 1 x 10 -7 A/cm 2 [13] . 50-nm-thick pentacene was evaporated in high vacuum (1.5 × 10 -7 mBar). Two pentacene purities and six different pentacene evaporation rates were investigated. Three (Sigma-Aldrich) and four-time (in-house) purified pentacene was evaporated at rates of 0.02, 0.05, 0.08, 0.16, 0.24, and 0.32 Å/s. Finally, 50-nmthick gold source and drain contacts were evaporated at a rate of 3 Å/s. Corresponding capacitor structures were fabricated alongside the TFTs. All fabrication steps were completed by using shadow masks. The transistors with channel lengths of 30, 50, 70, and 90 µm and channel width of 1000 µm were fabricated.
Transistor measurement and parameter extraction
Gate dielectric capacitance and the transistor characteristics were measured with Agilent B1500A semiconductor device analyzer. The drain-to-source (I DS ) and gate-to-source (I GS ) currents of an OTFT in the linear (V DS = -0.1 V) and saturation regimes (V DS = -3 V) as functions of the gate-to-source voltage (V GS ) are shown in figure 2. The field-effect mobility µ and the threshold voltage V th were calculated from an ideal MOSFET current-voltage relation in the saturation regime:
where C is the capacitance per unit area of the gate dielectric, L the channel length and W the channel width. The mobility is extracted from the slope of the linear fit of square root of I DS versus V GS and the intercept on the voltage axis corresponds to the threshold voltage. The subthreshold slope S is calculated from the exponential slope of I DS versus V GS .
In the linear regime, the total resistance R T = V DS /I DS . This resistance is divided between the channel resistance (R ch ) and the contact resistance (R c ) of the source-drain contacts. To extract R ch and R c , we employ a classical transmission-line method (C-TLM) [14] and modified transmission-line method (M-TLM) [15] , respectively. In C-TLM, R T .W is plotted against L while in M-TLM, R T .(W/L) is plotted against (1/L). C-TLM and M-TLM follow these mathematical expressions, respectively:
hence, the slope of C-TLM divided by W corresponds to the channel resistance per unit channel length R ch /L (in /µm) and the slope of M-TLM divided by W to the contact resistance R c (in ). 
RESULTS
Figure 3(a) shows the mean mobilities and the standard deviations obtained for transistors with various channel lengths. The field-effect mobility is increasing with increasing evaporation rate for four-time purified pentacene. The field-effect mobility of the transistors with three-time purified pentacene exhibits a maximum at evaporation rate of ~0.24 Å/s. Four-time purified pentacene resulted in higher mobility if compared to three-time purified pentacene. The average threshold voltage for all pentacene purities is shown in figure 3(b) . The variation in the threshold voltage with pentacene evaporation rate and purity is much smaller than that for the field-effect mobility. Since the primary factor affecting the threshold voltage is the gate dielectric, which is the same in all transistors, this small variation is expected. It is observed that the pentacene grains contain fewer sub-grains and become more tightly connected at higher evaporation rates. At the same time, when the pentacene evaporation rate rises from 0.02 Å/s to 0.32 Å/s, the field-effect mobility increases by a factor of three. (a) evaporation rate of 0.32 Å/s. AFM images of four-time purified pentacene deposited at different rates reveal tighter connection between grains and less sub-grain structure for higher evaporation rates, even though the actual grain size becomes smaller. According to Shtein et al. [10] , the electrical conductivity increases with improved physical contact between the pentacene grains. Knipp et al. [16] also showed that the pentacene grain size is not a unique indicator of electronic properties. In their OTFTs with octadecyltrichlorosilane (OTS) SAM and pentacene, they observed higher field-effect mobility in transistors with SAM even though the inclusion of SAM led to pentacene with smaller grain size [9] . Pentacene with higher purity also improved the field-effect mobility. Our field-effect mobilities and AFM results agree with these previous observations. They are also supported by the results of the contact and channel resistances shown in figures 5(a) and 5(b). The larger total resistance values coincide with lower field-effect mobilities.
The inverse subthreshold slope of ~100 mV/decade for four-time purified pentacene is similar to that achieved by Halik et al. [17] and Klauk et al. [14] . This value indicates low trap density at the semiconductor-dielectric interface when more purified pentacene is used. Also, the channel and contact resistances of OTFTs with four-time purified pentacene are comparable to Klauk et al. [14] . The channel resistance becomes lower at higher evaporation rates, indicating better pentacene polycrystalline morphology and possibly improved dielectric-semiconductor interface.
CONCLUSION
We have studied the effect of pentacene purity and evaporation rate on OTFTs prepared by dry fabrication techniques. Higher pentacene purity leads to OTFTs with improved fieldeffect mobility. The maximum mobility of 0.07 cm 2 /Vs was achieved at the highest pentacene evaporation rate of 0.32 Å/s when using four-time purified pentacene. The lowest threshold voltage of ~ -1.1 V and subthreshold slopes of ~100 mV/decade were also obtained for OTFTs with four-time purified pentacene. The AFM results of four-time purified pentacene indicate that although the higher evaporation rate leads to smaller pentacene grain size, the grains exhibit less sub-grain structure and tighter packing. This is in agreement with results published by others. In addition, we observe that lower OTFT contact and channel resistances coincide with higher fieldeffect mobility.
